Skip to Main content Skip to Navigation
Conference papers

SAM: A new GHz sampling ASIC for the H.E.S.S.-II front-end electronics

Abstract : The H.E.S.S.-II front-end electronics, with its 20 GeV energy threshold, will require a much higher acquisition rate capability and a larger dynamic range than was relevant for H.E.S.S.-I. These constraints led to the development of a new ASIC, called SAM for Swift Analogue Memory, to replace the ARS used for H.E.S.S.-I. The SAM chip features 2 channels for the low and high gain outputs of a PMT, each channel having a depth of 256 analogue memory cells. The sampling frequency is adjustable from 0.7 up to 2 GS/s and the read-out time for one event is decreased from 275 down to 2.3 μs. The SAM input bandwidth and dynamic range are increased up to 300 MHz and more than 11 bits, respectively.
Complete list of metadata

Cited literature [3 references]  Display  Hide  Download
Contributor : Dominique Girod <>
Submitted on : Tuesday, November 14, 2006 - 2:57:27 PM
Last modification on : Thursday, December 10, 2020 - 12:31:37 PM
Long-term archiving on: : Tuesday, April 6, 2010 - 10:36:49 PM



E. Delagnes, Y. Degerli, P. Goret, P. Nayman, F. Toussenel, et al.. SAM: A new GHz sampling ASIC for the H.E.S.S.-II front-end electronics. 4th International Conference on New Developments in Photodetection, Jun 2005, Beaune, France. pp.21-26, ⟨10.1016/j.nima.2006.05.052⟩. ⟨in2p3-00113802⟩



Record views


Files downloads