Skip to Main content Skip to Navigation
Conference papers

A Low Power Multi-Channel Single Ramp ADC With up to 3.2 GHz Virtual Clock

Abstract : During the last decade, ADCs using single ramp architecture have been widely used in integrated circuits dedicated to nuclear science applications. These types of converters are actually very well suited for low power, multi-channel applications. Moreover their wide dynamic range and their very good differential non-linearity are perfectly matched to spectroscopy measurement. Unfortunately, their use is limited by their long conversion time, itself limited by their maximum clock frequency. A new architecture is described in this paper. It permits speeding up the conversion time of the traditional ramp ADC structures by a factor of 32 while keeping a low power consumption. Measurement results on a 4-channel, 12-bit prototype using a 3.2 GHz virtual clock are then presented in detail, showing excellent performances of linearity and noise.
Complete list of metadata

Cited literature [5 references]  Display  Hide  Download
Contributor : Sabine Starita <>
Submitted on : Tuesday, July 10, 2007 - 3:32:19 PM
Last modification on : Wednesday, September 16, 2020 - 4:22:20 PM
Long-term archiving on: : Thursday, April 8, 2010 - 10:50:27 PM


Files produced by the author(s)


  • HAL Id : in2p3-00161376, version 1



E. Delagnes, D. Breton, F. Lugiez, R. Rahmanifard. A Low Power Multi-Channel Single Ramp ADC With up to 3.2 GHz Virtual Clock. 2006 IEEE Nuclear Science Symposium, Medical Imaging Conference, and 15th International Room Temperature Semiconductor Detector Workshop, Oct 2006, San Diego, United States. ⟨in2p3-00161376⟩



Record views


Files downloads