A low power and low signal 4 bit 50MS/s double sampling pipelined ADC for Monolithic Active Pixel Sensors

Abstract : A 4 bit very low power and low incoming signal analog to digital converter (ADC) using a double sampling switched capacitor technique, designed for use in CMOS monolithic active pixels sensor readout, has been implemented in 0.35µm CMOS technology. A non-resetting sample and hold stage is integrated to amplify the incoming signal by 4. This first stage compensates both the amplifier offset effect and the input common mode voltage fluctuations. The converter is composed of a 2.5 bit pipeline stage followed by a 2 bit flash stage. This prototype consists of 4 ADC double-channels; each one is sampling at 50MS/s and dissipates only 2.6mW at 3.3V supply voltage. A bias pulsing stage is integrated in the circuit. Therefore, the analog part is switched OFF or ON in less than 1µs. The size for the layout is 80µm*0.9mm. This corresponds to the pitch of 4 pixel columns, each one is 20µm wide.
Complete list of metadatas

http://hal.in2p3.fr/in2p3-00203112
Contributor : Emmanuelle Vernay <>
Submitted on : Wednesday, January 9, 2008 - 8:22:42 AM
Last modification on : Wednesday, June 20, 2018 - 9:29:00 AM
Long-term archiving on : Monday, June 27, 2011 - 5:38:57 PM

Files

ADC_DS_4b.pdf
Files produced by the author(s)

Identifiers

Citation

M. Dahoumane, D. Dzahini, J. Bouvier, E. Lagorio, L. Gallin-Martel, et al.. A low power and low signal 4 bit 50MS/s double sampling pipelined ADC for Monolithic Active Pixel Sensors. Journal of Instrumentation, IOP Publishing, 2008, 3, p03002. ⟨10.1088/1748-0221/3/03/P03002⟩. ⟨in2p3-00203112⟩

Share

Metrics

Record views

723

Files downloads

497