A low power and low signal 4 bit 50MS/s double sampling pipelined ADC for Monolithic Active Pixel Sensors

M. Dahoumane, Daniel Dzahini, J. Bouvier, E. Lagorio, L. Gallin-Martel, J.Y. Hostachy, O. Rossetto, Y. Hu, H. Ghazlane, Dominique Dallet

To cite this version:

HAL Id: in2p3-00203112
https://hal.in2p3.fr/in2p3-00203112
Submitted on 9 Jan 2008

HAL is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers.

L’archive ouverte pluridisciplinaire HAL, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d’enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.
A low power and low signal 4 bit 50MS/s double sampling pipelined ADC for Monolithic Active Pixel Sensors

M. Dahoumane\textsuperscript{a}, D. Dzahini\textsuperscript{a}, J. Bouvier\textsuperscript{a}, E. Lagorio\textsuperscript{a}, L. Gallin-Martel\textsuperscript{a}, J.Y. Hostachy\textsuperscript{a}, O. Rossetto\textsuperscript{a}, Y. Hu\textsuperscript{a}, H. Ghazlane\textsuperscript{b}, D. Dallet\textsuperscript{c}

\textsuperscript{a}LPSC, 53 Av. Des Martyrs 38026 Grenoble, France
\textsuperscript{b}IPHC, 23 rue du Loess 67037 Strasbourg, France
\textsuperscript{c}CNETEN, BP 1382 RP 10001 Rabat Morocco
\textsuperscript{d}IXL, 351 Cours de la Libération, 33405 Talence Cedex, France.

mokrane.dahoumane@lp.sc.in2p3.fr

Abstract

A 4 bit very low power and low incoming signal analog to digital converter (ADC) using a double sampling switched capacitor technique, designed for use in CMOS monolithic active pixels sensor readout, has been implemented in 0.35\textmu m CMOS technology. A non-resetting sample and hold stage is integrated to amplify the incoming signal by 4. This first stage compensates both the amplifier offset effect and the input common mode voltage fluctuations. The converter is composed of a 2.5 bit pipeline stage followed by a 2 bit flash stage. This prototype consists of 4 ADC double-channels; each one is sampling at 50MS/s and dissipates only 2.6mW at 3.3V supply voltage. A bias pulsing stage is integrated in the circuit. Therefore, the analog part is switched OFF or ON in less than 1\mu s. The size for the layout is 80\mu m x 0.9mm. This corresponds to the pitch of 4 pixel columns, each one is 20\mu m wide.

I. INTRODUCTION

In the next generation of linear colliders required for future high energy physics experiments such as the International linear collider (ILC), precise vertex detectors will be necessary to study the Higgs mechanism. To build this high performance detector, three options are possible: Charge coupled Devices (CCD), Hybrid pixel Detectors (HPD), and Monolithic active pixel sensors (MAPS). Fabricated in standard CMOS technology, MAPS are an attractive alternative for the other detectors. They have several potential advantages like Low power, Low fabrication costs, high spatial resolution, flexibility, radiation hardness, compactness, random access and fast read-out.

The use of MAPS in particle physics will strongly depend on a successful implementation of an on-chip read-out electronics. This is not a trivial task because of different factors:

- Very small signal amplitudes, in the range of millivolts, which are the same order of magnitude as transistor threshold variations of a CMOS process;
- The technology process used has to be chosen according to the particle detection performances (e.g. epinaxial layer thickness);
- The layout has to be adjusted to the (small) pixel pitch;
- The number of metal layers is modest (only 4 layers);

- And the power budget is a critical issue, the consumption of pixel column ADC must be less than 500\mu W.

In this paper, a double sampling analog to digital converter (ADC) is described. It is designed according to the requirements of pixel arrays developed at IPHC-Strasbourg in collaboration with DAPNIA-Saclay, in perspective of the Linear Collider vertex detector [1]. The pixel array with its associated read-out and A/D conversion stages are shown in figure 1.

![Global MAPS planned architecture](image)

Figure 1: Global MAPS planned architecture

These MAPS are currently being developed and characterized at IPHC/Strasbourg in collaboration with CEA/Saclay and manufactured by TSMC through MOSIS [2],[3]. They are based on DC pixel architecture which integrates in-situ a first conditioning micro-circuit. The signal at the analog output is the difference between a reference level (calibration) and the readout signal (read). This leads the signal extraction and a reduction of the output pedestals (offsets). The pixel columns are read in parallel with a frequency in excess of 10 kHz. Actually, on the bottom of each column is integrated a discriminator, which will be replaced in future by an ADC.
The pixel's columns width amounts to 25\(\mu\)m at present, but it should become 20 microns in the next prototypes. The minimal signal delivered by each column is typically on the order of a mV, this constitutes a first challenge for the read-out circuit design. Then, comes the fast sampling rate ADC (50 MS/s). Each ADC converts 4 pixel columns (figure 1) with a frequency of 10 (MS/s)/column. Finally, the power budget should remain as low as about 500 \(\mu\)W/column.

To design such an ADC, the choice was done between: full flash, one bit/stage pipelined or 2.5 bit/stage pipelined architecture. The three architectures are suitable for low resolution, but only 2.5 bit/stage architecture leads to the comparator offset error correction and provides the best deal between speed, consumption and area. An overview block diagram of a 4 bit pipelined ADC is shown in figure 2. [4], [5], [6], [7].

![General block diagram of a 4 bit pipelined converter](image)

The SHA stage samples, holds and amplifies the analog input signal. It is followed by a 2.5 bit pipelined stage and a 2 bit flash stage. The pipelined stage produces a digital estimate of an incoming held signal, then converts this estimate back to the analog, subtracts the result from the held input. This residue is then amplified before being transferred to the next flash stage which determines the least significant bits (LSB). The successive digital results from the ADC stages are appropriately delayed throughout a bit alignment network. Then a digital error correction stage is added to leave room for the comparator offsets correction. Therefore, comparator constraints are relaxed and the power consumption is reduced.

This paper describes hereafter each stage of this converter and we present some testing results.

II. THE SAMPLE AND HOLD AMPLIFIER (SHA)

A charge redistribution non-inverting architecture is used. Figure 3 illustrates the sampling phase (phi2 is ON). “\textit{vee SH}” is the name for the virtual ground. The signal is stored onto the set of 4 sampling capacitors (C37...C40). Then during the HOLD (phi1), the charge is transferred to the feedback capacitor C23. This results in amplification by 4 of the differential signal between the reference (dark level) and the intensity level. Each capacitor unit in this scheme is 127 FF. these capacitor values are chosen in function of the area limitation and \(\text{I/C} \) noise factor.

![Sample and Hold Amplifier (SHA) scheme](image)

**A. The OTA architecture**

Telescopic cascode architecture of the amplifier implemented is shown in figure 4 [8]. This amplifier is used in both SHA stage and pipelined stage.

![A wide swing telescopic OTA](image)

The current mirror load is a so called “wide swing cascode” [3]. It improves the dynamic range better than a basic cascode and makes the design robust for future low voltage version. The Bode diagram simulation results on a 2 pF load capacitance and 177\(\mu\)A current consumption are shown in figure 5. It achieves a 40dB open loop gain and 100 MHz unity gain frequency with 80° phase margin.

The same OTA (as in the SHA circuit) is used in the 2.5 bit conversion stage but with a lower power dissipation.
B. The SHA performances

The architecture used for this first stage is not fully differential one, because of the budget restriction in term of power and area. This pseudo differential architecture compensates the offset errors coming from different sources.

1) Compensation of the amplifier input offset

The amplifier offset is the voltage difference between the two inputs of amplifier. It is due to the process dispersion and layout mismatches. This offset is stored onto the feedback capacitor C23 during the sampling phase (phi2). During the hold phase (phi1), the charges are transferred from the sampling capacitors to the feedback capacitor C23 annulling the offset error and leading to an amplification by the ratio of the capacitors. Figure 6 shows the gain variation versus the input signal. It stays close to the optimal value of 4, when the OTA's offset parameter varies from -10 mV up to 10 mV.

The gain error is more important for the smallest input values, but it is not an absolute error. The error on the SHA output does not depend on the input signal. In figure 7 is shown the regularity of the SHA output error (in mV) when

the input signal varies from 0 to 16 mV (the input full dynamic range is 16 mV).

Figure 7: SHA output error versus the input signal, with the OTA offset as a second parameter

3) Compensation of the pixel common mode voltage fluctuation

The positive and the negative branches of the SHA scheme are perfectly symmetric and the amplifier inputs are floating. This feature leads to the cancellation of the common mode voltage fluctuation effect. Figure 8 shows the SHA linearity when the common mode voltage varies from -50 mV up to +50 mV.

Figure 8: SHA linearity versus the common mode voltage fluctuation

III. The pipeline A/D converter

Double sampling switched capacitor architecture is used in this design. This technique consists of sharing the active components between two adjacent ADC channels.
1) 2.5 bit pipelined stage:

Figure 9 illustrates the implementation of a 2.5 bit pipeline stage. The A/D block consists of six comparators. The D/A conversion, subtraction, amplification, and S/H functions are performed by a switched capacitor circuit with a resolution of 2.5 bit per stage and an interstage gain of 4. Hence the transfer function of this stage is $V_s = 4^*V_{in} - 3^*V_{ref}$, where $V_{ref}$ are the reference voltages selected by the DAC depending on the sub-ADC output code (b2b1b0).

![Figure 9: Block diagram of a 2.5 bit pipelined stage.](image)

The transfer function for a 2.5 bit stage is shown in figure 10. The expression “2.5 bit” is used to point out that only 7 combinations out of the 8 are acceptable for the output codes. The (1, 1, 1) code is avoided, thereby the interstage amplifier should not saturate and this leaves room for the digital error correction.

![Figure 10: 2.5 bit residue transfer curve.](image)

2) Double sampling:

The incoming signal is sampled during phase “$t_0$”. It is amplified by charge redistribution during phase “$t_1$”. During this amplification phase, the bottom plate of the sampling capacitor (Cs) is connected to a reference voltage $V_{ref}$, which will be subtracted from the amplified signal. The residue resulting from this operation is transmitted to the next stage. The value for $V_{ref}$ is respectively 0, $V_{ref}/6$, $V_{ref}/3$, $V_{ref}/2$, $2V_{ref}/3$, $5V_{ref}/6$, or $V_{ref}$ depending on the comparators outputs (see figure 9). $V_{ref}$ is the dynamic range of the converter, with reference to the virtual ground.

![Figure 11: Simplified comparator scheme.](image)

![Figure 12: The switched capacitor multiplier sample and hold scheme](image)
The property of the successive ADC stages working in opposite clock phases can be exploited by sharing the operational amplifier, the comparators and all the logic part between two parallel component ADC's. This approach uses the well known double-sampling concept of switched capacitors circuits. By using double-sampling, the equivalent sampling rate is doubled, but still the power dissipation remains almost the same as for an ADC having traditional single sampled pipeline stages with a half sample rate. The area is reduced by 40%. In contrast, the complexity of the pipeline stage is increased and more clock signals with different phases are needed.

Scheme of the double sampling multiplying D/A converter is shown in figure 13. The capacitors of two parallel channels working on opposite clock phases share the same amplifier. Due to the very low incoming signal, each ADC channel has its own SHA stage. While the pipeline1 samples the Vin1 signal onto the Cs and Cf capacitors independently of the amplifier, the pipeline2 switches to the amplification phase.

Two important side effects are caused by the amplifier sharing. First, the amplifier load capacitance is increased and affects its bandwidth. Second, the amplifier input offset is never reset; this can be tolerated by an adequate amplifier open loop DC-gain. The second one is very critical in this design because of the non differential architecture used here, and thereby no symmetric compensation is possible.

A prototype has been designed in a CMOS 0.35µm process from Austria Micro System. It includes 4 channels of the double sampling ADC described. A photo of the chip is shown in figure 14. The dimensions of one full channel including the sample & hold amplifier stage are 80µm×0.9mm. One may notice also that the area occupied by the first stage (SHA) is about 1/4 of the full channel.

![Prototype photo including 4 ADC channels](image)

### IV. Testing Results

The circuit has been tested successfully at 50 MHz; double-sampling concept is taken in count. The full double sampling ADC dimensions are 80µm×0.9mm. Its power dissipation at 3.3 V power supply is 2.6 mW this corresponds to the consumption of 4 pixel columns ADCs.

In figure 15 is shown the fast Fourier transform (FFT) spectrum for a 1 MHz sine wave input signal. The dynamic range is in the order of 24dB.

![FFT spectrum](image)

3) **Performance limitations:**

The conversion speed is limited by the settling time of the operational amplifier used in the S/H circuits. The use of double sampling and parallelism introduces several errors. These errors include offsets, gain and timing mismatches of the parallel channels. In this design the threshold and reference voltages are generated out side of the prototype circuit. The large number of pipeline stages using the common reference voltages increases the capacitive load in the reference nodes. To guarantee that the reference does not limit the settling speed, its output impedance has to be very low (couple of tens of ohms).

The converter output differential and integral nonlinearity errors (DNL, INL) are shown in figure 16. For this test, the input signal was a sine wave with a peak-to-peak amplitude close to the ADC full-scale range (16mV). Then a statistical analysis method is applied to the output data. The DNL and INL were measured using a cumulative histogram method [10]. The DNL refers to the irregularity in the width of the quantization, while the INL quantifies the displacement of the transition levels from their nominal positions.
For the next ILC experiment, the beam duty cycle will be very low (~1%). It is therefore worthy to switch on the analog part of the circuit only when used, thus making the total power dissipation directly proportional to the beam duty cycle. This circuit includes such fast and efficient "power on" capability. The analog bias settling result is given in figure 17. This bias pulsing circuit has already been integrated and tested in our previous version of ADC published last year (San Diego IEEE NSS 2006).

VI. ACKNOWLEDGMENT

We would thank Marc Winter, Christine Hu, Isabelle Valin, and Claude Colledani from the IPHC / IN2P3 laboratory in Strasbourg for this useful collaboration with them and many discussions on their MAPS design constraints.

VII. REFERENCES