Skip to Main content Skip to Navigation
Conference papers

CMOS pixel sensor development: a fast read-out architecture with integrated zero suppression

Abstract : CMOS Monolithic Active Pixel Sensors (MAPS) have demonstrated their strong potential for tracking devices, particularly for flavour tagging. They are foreseen to equip several vertex detectors and beam telescopes. Most applications require high read-out speed, which imposes sensors to feature digital output with integrated zero suppression. The most recent development of MAPS at IPHC and IRFU addressing this issue will be reviewed. The design architecture, combining pixel array, column-level discriminators and zero suppression circuits, will be presented. Each pixel features a preamplifier and a correlated double sampling (CDS) micro-circuit reducing the temporal and fixed pattern noises. The sensor is fully programmable and can be monitored. It will equip experimental apparatus starting data taking in 2009/2010.
Complete list of metadatas

http://hal.in2p3.fr/in2p3-00379628
Contributor : Yvette Heyd <>
Submitted on : Wednesday, April 29, 2009 - 9:17:57 AM
Last modification on : Tuesday, July 21, 2020 - 10:02:03 AM

Links full text

Identifiers

Collections

Citation

C. Hu-Guo, J. Baudot, G. Bertolone, A. Besson, A.S. Brogna, et al.. CMOS pixel sensor development: a fast read-out architecture with integrated zero suppression. Pixel 2008 Workshop, Sep 2008, Batavia, United States. pp.P04012, ⟨10.1088/1748-0221/4/04/P04012⟩. ⟨in2p3-00379628⟩

Share

Metrics

Record views

472