V. References, GBT project home page: https://espace.cern.ch/GBT-Project [2] Paulo Moreira, GBTx specifications: https://espace.cern.ch/GBT- Project/GBTX/Specifications/gbtxSpecsV1.2.pdf [3] F. Vasey Versatile Link, ACES, issue.1, pp.3-4, 2009.

G. Cern, py?contribId=37&se ssionId=22&confId=47853 [4] GBT-FPGA project web site: https://espace.cern.ch/GBT-Project/GBT-FPGA [5] Giulia Papotti Architectural studies of a radiationhard transceiver ASIC in 0.13 mm CMOS for digital optical links in high energy physics applications, 2007.

G. Papotti, An Error-Correcting Line Code for a HEP Rad-Hard Multi-GigaBit Optical Link 12 th Workshop for LHC and future Experiments, 7] Documentation on Altera PCI express Development Kit8] Documentation on Xilinx Virtex5 FXT ML523 RocketIO GTX characterization PlatformHW-V5-ML52X- UNI-G.htm, pp.258-262, 2006.