Front-end multi-channel PMT-associated readout chip for hodoscope application
H. Mathez, D. Dauvergne, Y. Zoccarato, Guo-Neng Lu, Shiming Deng

To cite this version:

HAL Id: in2p3-00649655
http://hal.in2p3.fr/in2p3-00649655
Submitted on 8 Dec 2011

HAL is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers.

L’archive ouverte pluridisciplinaire HAL, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d’enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.
Front-end multi-channel PMT-associated readout chip for hodoscope application

Shiming.DENG\textsuperscript{a,b,c}, Hervé.MATHEZ\textsuperscript{a,b}, Denis.DAUVERGNE\textsuperscript{a}, Yannick.ZOCCARAT\textsuperscript{a,b}, Guo-Neng.LU\textsuperscript{c}

\textsuperscript{a}Institut de Physique Nucléaire de Lyon (IPNL), Université de Lyon, Université Lyon 1, CNRS-IN2P3, F-69622, Villeurbanne, France
\textsuperscript{b}MICRAH pôle de Microélectronique Rhône Alpes http://micrha.in2p3.fr
\textsuperscript{c}Université de Lyon, Institut des Nanotechnologies de Lyon INL-UMR5270, CNRS, Université Lyon 1, Villeurbanne, F-69622, France

Abstract

For developing a prompt gamma imaging system, we have designed a 16-channel readout chip in a BiCMOS process to be associated with multi-anode photomultipliers (MaPMTs). Each channel has one current input and two separated outputs. The input has very low impedance to minimize electrical crosstalk and effects of capacitances. The two outputs serve to, respectively, detect signal event and quantify signal charge. The channel architecture is a current-mode one, employing a current conveyor to drive both a buffered current comparator and a charge-sensitive amplifier (CSA). The current conveyor is built with super-common-base (SCB) transistor structures to obtain input impedance in the order of a few ohms. Circuit design with the use of bipolar transistor components also improves frequency and noise performances. The chip has been tested and the evaluated characteristics meet the system requirements.

Keywords: prompt gamma imaging system, super-common-base(SCB), current conveyor, charge-sensitive amplifier (CSA),

1. INTRODUCTION

2. References

Ion therapy is an innovating technique used to treat tumors with enhanced efficiency for the dose deposition conformation as compared to conventional radiotherapy. It requires real-time control of the dose localization during ion therapy, since slight deviations relative to treatment planning may lead to severe consequences. With the aim of developing a primary beam monitor (a beam hodoscope) for such a quality control [1], we propose a prompt gamma imaging system shown in Figure 1. For typical proton and carbon therapeutic beams, the required hodoscope should have a count rate capability of $10^8$ pps, with an accuracy of 1 ns. This has led us to implement the system employing arrays of scintillating fibers with read out by MaPMTs or multi-channel plates (MCPs) [2].

The system development requires a dedicated multi-channel readout ASIC (Application Specific Integrated Circuit) to be associated with the MaPMTs. Each channel should have very low input impedance to avoid electrical crosstalk between adjacent channels and to minimize effects of detector and wiring capacitances (Cd + Cw). Crosstalk between channels may degrade position resolution [3], while these capacitances may degrade both frequency and noise performances [3]. Each channel should also provide two separated outputs corresponding respectively to high-speed signal-event detection and low-noise signal-charge quantification at low counting rate. This paper presents a readout chip for this purpose. It has been designed in a 0.35\textmu m SiGe BiCMOS process (AMS).

This process allows the use of RF and large-transconductance bipolar components, which is useful for the design of wide-band, low-impedance and low-noise circuits with improved performances[3].

2. CIRCUIT DESCRIPTION

The readout MaPMT-associated chip includes 16 channels whose input impedance should be very low (in the order of ten ohms) to minimize crosstalk and wiring capacitance effects. Each channel is a current-mode architecture (shown in Figure 1) defined to allow better achievements in speed and noise performances. It is composed of a current conveyor (with two current outputs) as an input stage, and two separated output stages: a current comparator as a discriminator for signal-event detection and a charge-sensitive amplifier (CSA) for signal charge quantification. The signal-event detection requires high-speed operations for the current conveyor and the current comparator, while the signal charge quantification has a major low-noise requirement for the current conveyor and the CSA.

2.1. Current Conveyor

The current conveyor has a low-impedance input and two high-impedance current outputs, with a 4-bit current gain control to compensate effects of optic fiber ageing and the MaPMT’s gain dispersion. Figure 2(a) shows the structure of the current conveyor. It employs two Super Common-Base (SCB) transistors [4-5] (see Figure 2(b)) to drive complementary switched current mirrors having variable-gain output branches. The current input signal is applied to one SCB, and a referenced current is applied to the other to cancel bias offset contribution to the output signals.
The SCB transistor shown in Figure 2(b) is basically a common-base topology \((Q_1)\) with a negative feedback loop \((Q_2)\). The input impedance of the current conveyor, mainly determined by that of the SCB, is expressed as:

\[
Z_{in} = \frac{1}{(1 + \frac{A_0}{(1+\omega A_0) \cdot g_{m,Q_1} \cdot sC}) \cdot g_{m,Q_1} \cdot sC_A} \tag{1}
\]

\(A_0 = g_{m,Q_2} \cdot R_{CSCB}\)

\(\omega A = g_{m,Q_1} / (2\pi \cdot C_A)\)

\(\omega B = \frac{g_{m,Q_2} \cdot R_{CSCB}}{(1 + g_{m,Q_2} \cdot R_{CSCB}) \cdot (C_{C,Q_1} + C_{C,Q_2} + C_D)} \tag{2}\)

\(C_A = C_{DB, M_1} + (1 + g_{m,Q_2} \cdot R_{CSCB}) \cdot (C_{C,Q_1} + C_{C,Q_2} + C_D)\)

where \(A_0\) is the voltage gain of \(Q_2\) at low frequencies; \(C_A\) is the sum of parasitic capacitances at the input node A (including the detector output capacitance \(C_D\)). \(\omega A\) and \(\omega B\) are poles related respectively to nodes A and B. At moderate frequencies, the input impedance is given by \(Z_{in} \approx \frac{1}{A_0 \cdot g_{m,Q_1}}\). Thanks to the use of large-transconductance bipolar components in the SCB, \(Z_{in}\) can be reduced to a few ohms.

The current gain of the current conveyor is given by[6]:

\[
\frac{I_{out}}{I_{in}} = \frac{g_{m,M_{P2}-M_{P5}}}{g_{m,M_{P1}}} \times \frac{1}{(1 + \frac{C_1}{\delta g_{m,Q_1}})(1 + \frac{C_2}{\delta g_{m,M_{P2}}})} \tag{2}
\]

with \(C_1 = C_{bc,Q_1}\) and \(C_2 = \Sigma C_{nodeG}\)

where \(g_{m,M_{P2}-M_{P5}}\) is the total transconductance of the 4-bit switched transistors \(M_{P2}\) to \(M_{P5}\) in parallel. As \(g_{m,Q_2}(BJT) \gg g_{m,M_{P2}}(PMOS)\), and \(C_1 \ll C_2\), the bandwidth is limited by \(g_{m,M_{P2}}\) and \(C_2\).

2.2. Current Comparator

The current comparator following the current conveyor detects current signal events. It compares the current conveyor’s corresponding output signal (typically lasting a few nanoseconds) with a referenced threshold current and produces a pulsed output voltage response.

Figure 3 shows the current comparator mainly consisting of a signal current mirror and a 2-stage output buffer. The signal current mirror employs bipolar transistor components to reduce its input impedance and to improve the speed performance of the circuit. This current mirror performs current-to-voltage conversion at its output:
2.3. CSA (Charge Sensitive Amplifier)

The CSA consists of a buffered amplifier and a $R_fC_f$ feedback network (Figure 4(a)). For a fast input current pulse during a time $I_{\text{pulse}} \sim 20\text{ns}$, the CSA output produces a voltage swing given by:

$$\Delta V_{\text{out,CSA}} = -\frac{1}{C_f} \int_0^{I_{\text{pulse}}} I_{\text{in}}(t) dt$$

After the input current pulse, $V_{\text{out,CSA}}$ returns exponentially to its steady level with a time constant determined by $R_f/C_f$. This time constant is chosen according to the maximum counting rate.

The buffered amplifier has an input part shown in Figure 4(b), which is a folded-cascode structure with $R_1$ and $C_1$ for feed-forward compensation [7-8]. The second cascode transistor $Q_{127}$ is a bipolar component for better gain, speed and/or phase margin achievements. The input transistor $MP_1$ has a large $W/L$ ratio to minimize its noise contribution.

3. RESULTS AND DISCUSSION

Figure 5 shows the fabricated readout chip. The chip area including pads is 6.16 mm$^2$. Each channel occupies a surface area of 680 $\mu$m $\times$ 120 $\mu$m. The chip has been tested using a board shown in Figure 6(a).

The test board includes a structure shown in Figure 6(b), to generate an input current signal for the testing:

$$I_{\text{in}}(t) = \frac{C_g \cdot dV_{\text{gen}}(t)}{dt}$$

The magnitude of $I_{\text{in}}(t)$ can thus be evaluated from the waveform of $V_{\text{gen}}$. By measuring directly the magnitude of $I_{\text{in}}$, the input impedance of the current conveyor can be determined by $Z_{\text{in}} = \frac{dV_{\text{in}}}{dt}$. We have obtained $Z_{\text{in}} = 12 \Omega$.

Figure 7 shows signal waveforms of a channel. The circuit operation is verified by observing the output signal of the current comparator $V_{\text{out,comp}}$ and that of the CSA $V_{\text{out,CSA}}$. The pulsed output of the current comparator indicates the signal event, and the output signal of the CSA gives a magnitude $\Delta V_{\text{out,CSA}}$, from which an input signal charge can be evaluated.

For signal-event detection, the detection threshold for the current comparator is set by $I_{\text{ref}}$, which can be adjusted from 100 $\mu$A to 400 $\mu$A.

For signal charge quantification, the conversion gain at the output of the CSA is 98 mV/pC. The evaluated noise in ENC (Equivalent input RMS Noise Charge) is 91 fC. The minimum measurable charge before saturation (limited by the current conveyor) is 10 pC. The dynamic range is 36 dB. The crosstalk between adjacent channels is 1.7% (i.e. 35 dB).
Table 1: Summary of characteristics of the designed readout ASIC

<table>
<thead>
<tr>
<th></th>
<th>Post-Layout results</th>
<th>Test results</th>
</tr>
</thead>
<tbody>
<tr>
<td>Power consumption</td>
<td></td>
<td></td>
</tr>
<tr>
<td>/channel(under 3.3V)</td>
<td>15 to 22mW</td>
<td>16 to 23mW</td>
</tr>
<tr>
<td>@ current gain</td>
<td></td>
<td></td>
</tr>
<tr>
<td>from 0.25 to 2</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Input dynamic range</td>
<td>50µA/(525fC)</td>
<td></td>
</tr>
<tr>
<td>@ gain 2</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>2.4mA/(25.2pC)</td>
<td></td>
</tr>
<tr>
<td>@ gain 2</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Input impedance</td>
<td>4Ω</td>
<td>12Ω</td>
</tr>
<tr>
<td>@ working frequencies</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Current Conveyor Bandwidth</td>
<td>200MHz</td>
<td></td>
</tr>
<tr>
<td>Current comparator Bandwidth</td>
<td>667MHz</td>
<td></td>
</tr>
<tr>
<td>CSA Peaking time</td>
<td>30ns</td>
<td>28ns</td>
</tr>
<tr>
<td>1-full-channel ENC</td>
<td>42fC</td>
<td>19fC</td>
</tr>
<tr>
<td>Xtalk</td>
<td>—</td>
<td>—</td>
</tr>
<tr>
<td>Chip Size (including pads)</td>
<td>6.61mm²</td>
<td>6.61mm²</td>
</tr>
</tbody>
</table>

Table 1 summarizes the measured characteristics of the readout chip in comparison with post-layout simulation results.

We would like to mention that our readout chip has similar integrated functions to a 10-channel chip reported in [9]. The power consumption and chip sizes are also comparable. We have obtained improved performances especially in terms of input impedance (12Ω compared to 180Ω), thanks to optical design with the use of bipolar components in a BiCMOS technology.

4. CONCLUSION

We have designed a 16-channel readout chip in a BiCMOS process to be associated with MaPMTs or MCPs for developing a prompt gamma imaging system. Each channel is a current-mode architecture consisting of three main building blocks: a current conveyor, a buffered current comparator and a CSA.

Testing of the chip has shown improved characteristics compared to a reported chip with similar functions. The channel input has very low impedance (~12Ω) to minimize crosstalk (~1.7%). The evaluated speed and noise performances meet the system requirements. We are undertaking a new chip design with performance optimization to reduce power consumption per channel, for high-resolution hodoscopes.

5. ACKNOWLEDGMENT

This work has been carried out in the context of the GAMHADRON project fund by the ANR (Agence Nationale pour la Recherche) and the European project ENVISION. These two projects are devoted to novel imaging systems for in-vivo monitoring and cancer therapy. This work has also been partly supported by the Rhne-Alpes Regional Program for Research in Hadrontherapy.

We would also like to thank Mr. E. Bechetoille and Mr Y. Zoccarato for their technical helps in layout optimization and ASIC design.

References


