Skip to Main content Skip to Navigation
Conference papers

A front-end chip development for the sLHC CMS Silicon Strip Tracker

Abstract : The FEAFS chip has been designed for the upgrades of the CMS Silicon Strip Tracker, which is planned in view of the LHC high luminosity upgrade. Its primary function is to provide a 40MHz selective readout of particle hits that will be used for the generation of the 100 kHz hardware trigger of the experiment within a latency of 6.4 micro s. To achieve this goal, the chip identifies clusters of limited number of activated strips and correlated in position, in a given window, in two closely superimposed sensors connected to the same chip. Finally, trigger and DAQ data are transmitted off detector via a common link. The FEAFS chip has been developed in IBM 0.13 micro m technology. This paper presents the design of the chip and test results.
Complete list of metadata
Contributor : Jeanine Pellet Connect in order to contact the contributor
Submitted on : Thursday, March 29, 2012 - 10:17:00 AM
Last modification on : Thursday, December 16, 2021 - 2:11:10 PM

Links full text



Hervé Chanal, Y. Zoccarato, D. Contardo. A front-end chip development for the sLHC CMS Silicon Strip Tracker. TWEPP 2011 - Topical Workshop on Electronics for Particle Physics 2011, Sep 2011, Vienne, Austria. pp.C02065, ⟨10.1088/1748-0221/7/02/C02065⟩. ⟨in2p3-00683542⟩



Les métriques sont temporairement indisponibles