SEU tolerant latches design for the ATLAS pixel readout chip

Abstract : The FE-I4 chip for the B-layer upgrade is designed in a 130 nm CMOS process. For this design, configuration memories are based on the DICE latches where layout considerations are followed to improve the tolerance to SEU. Tests have shown that DICE latches where layout approaches are adopted are 30 times more tolerant to SEU than the standard DICE latches. For the future pixel readout design, a prototype chip containing 512 pixels is implemented in a 65 nm CMOS process. SEU tolerant latches are implemented for the pixel configuration and the SEU tolerance is under test and evaluation.
Type de document :
Communication dans un congrès
TWEPP 2012 Topical Workshop on Electronics for Particle Physics, Sep 2012, Oxford, United Kingdom


http://hal.in2p3.fr/in2p3-00757585
Contributeur : Danielle Cristofol <>
Soumis le : mardi 27 novembre 2012 - 11:40:50
Dernière modification le : mardi 27 novembre 2012 - 12:11:32

Identifiants

  • HAL Id : in2p3-00757585, version 1

Collections

Citation

M. Menouni, A. Rozanov, M.-B. Barbero, L. Gonella, T. Hemperek. SEU tolerant latches design for the ATLAS pixel readout chip. TWEPP 2012 Topical Workshop on Electronics for Particle Physics, Sep 2012, Oxford, United Kingdom. <in2p3-00757585>

Exporter

Partager

Métriques

Consultations de la notice

84