Double Slope Dynamic Range and Low Noise Charge Sensitive Amplifier

Abstract : A cryogenic and low noise front end ASIC has been developed for WA105 experiment. Considering previous designs, the dynamic range had been multiplied by 6. In order to absorb high input charge and maintain low noise for small signals, we converged to a double slope functionality. The identical channel of this 16-channel chip is made of a low noise Charge Sensitive Amplifier (CSA) with a MOSCAP around 500fF and a 2MO feedback resistor. The CSA is followed by a line driver. The input referred noise level requires at least 1500 e- rms at -160°C with an input detector capacitance (Cdet) of 250pF. With such performance, the input signal range of 3fC to 1.2pC is attainable. This front end is implemented in standard 350nm CMOS process.
Type de document :
Communication dans un congrès
NSS-MIC_2015, Nov 2015, San Diego, United States. 2015, 〈http://www.nss-mic.org/2015/〉
Liste complète des métadonnées

http://hal.in2p3.fr/in2p3-01267327
Contributeur : Edouard Bechetoille <>
Soumis le : jeudi 4 février 2016 - 11:34:08
Dernière modification le : jeudi 15 mars 2018 - 11:40:10

Identifiants

  • HAL Id : in2p3-01267327, version 1

Collections

Citation

Edouard Bechetoille, Hervé Mathez. Double Slope Dynamic Range and Low Noise Charge Sensitive Amplifier. NSS-MIC_2015, Nov 2015, San Diego, United States. 2015, 〈http://www.nss-mic.org/2015/〉. 〈in2p3-01267327〉

Partager

Métriques

Consultations de la notice

96

Téléchargements de fichiers

21