HAL: in2p3-00757585, version 1

Detailed view

Export this paper BibTeX - EndNote - TEI - RefWorks -

TWEPP 2012 Topical Workshop on Electronics for Particle Physics, Oxford : Royaume-Uni (2012)

SEU tolerant latches design for the ATLAS pixel readout chip

M. Menouni1, A. Rozanov1, M.-B. Barbero, L. Gonella, T. Hemperek

(2012-09-21)

The FE-I4 chip for the B-layer upgrade is designed in a 130 nm CMOS process. For this design, configuration memories are based on the DICE latches where layout considerations are followed to improve the tolerance to SEU. Tests have shown that DICE latches where layout approaches are adopted are 30 times more tolerant to SEU than the standard DICE latches. For the future pixel readout design, a prototype chip containing 512 pixels is implemented in a 65 nm CMOS process. SEU tolerant latches are implemented for the pixel configuration and the SEU tolerance is under test and evaluation.

1:	CPPM - Centre de Physique des Particules de Marseille

Subject(s)

:

Engineering Sciences/Electronics Engineering Sciences/Micro and nanotechnologies/Microelectronics

in2p3-00757585, version 1

http://hal.in2p3.fr/in2p3-00757585

oai:hal.in2p3.fr:in2p3-00757585

From: Danielle Cristofol <>

Submitted for: Mohsine Menouni <>

Submitted on: Tuesday, 27 November 2012 11:40:50

Updated on: Tuesday, 27 November 2012 12:11:32