version française rss feed
HAL : in2p3-00161376, version 1

Fiche détaillée  Récupérer au format
2006 IEEE Nuclear Science Symposium, Medical Imaging Conference, and 15th International Room Temperature Semiconductor Detector Workshop, San Diego : États-Unis (2006)
A Low Power Multi-Channel Single Ramp ADC With up to 3.2 GHz Virtual Clock
E. Delagnes1, D. Breton2, F. Lugiez1, R. Rahmanifard

During the last decade, ADCs using single ramp architecture have been widely used in integrated circuits dedicated to nuclear science applications. These types of converters are actually very well suited for low power, multi-channel applications. Moreover their wide dynamic range and their very good differential non-linearity are perfectly matched to spectroscopy measurement. Unfortunately, their use is limited by their long conversion time, itself limited by their maximum clock frequency. A new architecture is described in this paper. It permits speeding up the conversion time of the traditional ramp ADC structures by a factor of 32 while keeping a low power consumption. Measurement results on a 4-channel, 12-bit prototype using a 3.2 GHz virtual clock are then presented in detail, showing excellent performances of linearity and noise.
1 :  DAPNIA - Département d'Astrophysique, de physique des Particules, de physique Nucléaire et de l'Instrumentation Associée
2 :  LAL - Laboratoire de l'Accélérateur Linéaire
Physique/Physique/Instrumentations et Détecteurs
Liste des fichiers attachés à ce document : 
dapnia-06-597.pdf(400.5 KB)