A very-front-end ADC for the electromagnetic calorimeter of the International Linear Collider
G. Bohner, R. Bonnefoy, R. Cornat, Pascal Gay, J. Lecoq, S. Manen, L. Royer

To cite this version:

HAL Id: in2p3-00175129
https://hal.in2p3.fr/in2p3-00175129
Submitted on 26 Sep 2007

HAL is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers.

L’archive ouverte pluridisciplinaire HAL, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d’enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.
A very-front-end ADC for the electromagnetic calorimeter of the International Linear Collider

Gérald Bohner, Roméo Bonnefoy, Rémi Cornat, Pascal Gay, Jacques Lecoq, Samuel Manen, Laurent Royer

Abstract—A 10-bits pipeline Analog-to-Digital Converter (ADC) is introduced in this paper and the measurements carried out on prototypes produced in a 0.35 \( \mu \)m CMOS technology are presented. This ADC is a building block of the very-front-end electronics dedicated to the electromagnetic calorimeter of the International Linear Collider (ILC). Based on a 1.5-bit resolution per stage architecture, it reaches the 10-bits precision at a sampling rate of 4 MSamples/s with a consumption of 35 mW. Integral and Differential Non-Linearity obtained are respectively within ±1 LSB and ±0.6 LSB, and the measured noise is 0.47 LSB at 68% C.L. The performance obtained confirms that the pipeline architecture ADC is suitable for the Ecal readout requirements.

Index Terms—ADC, pipeline, CMOS integrated circuit, comparator, differential, amplifier, ILC, CALICE, calorimeter, very-front-end electronics.

I. INTRODUCTION

The Electromagnetic Calorimeter (ECAL) of the International Linear Collider (ILC) requires a performant very-front-end readout electronics which implies an ambitious R&D inside the CALICE collaboration [1]. This integrated electronics has to process 10⁸ channels which deliver a 15-bits dynamic range signal with a precision of 8 bits. Moreover, the minimal cooling available for the embedded readout electronics imposed an ultra-low power limited to 25 \( \mu \)W per channel. This issue will be reached thanks to the timing of ILC which allows the implementation of a power pulsing with a duty ratio of 1%.

A key component of the very-front-end electronics is the Analog-to-Digital Converter (ADC) which has to reach a precision of 10 bits. In order to save the die surface of the chip and to limit the power consumption, one ADC will be shared by several channels. To fulfill this request, an ADC operating at a sampling rate of the order of one MSamples/s and improved last ten years, the pipeline architecture is suitable for the Ecal readout requirements.

This paper presents the design and the performance of a 35-mW 4-MSamples/s 10-bits ADC. After a description of the 1.5-bit per stage architecture, the gain-2 amplifier and comparator are detailed. Measurement results of the engineering samples fabricated in a 0.35 \( \mu \)m CMOS technology are then reported.

II. 1.5-BIT/STAGE PIPELINE ADC ARCHITECTURE

Among the various efficient ADC architectures developed and improved last ten years, the pipeline architecture is adapted to reach high resolution, speed and dynamic range with relative low power consumption and low component count. Typically, resolutions in the range of 10-14 bits at sampling frequency up to 100 MSamples/s are achieved in CMOS technologies with power lower than 100 mW [2]–[4].

The block diagram of a conventional \( m \)-bits pipeline ADC [5] with \( n \) output bits per stage is given in Fig. 1. Each stage consists of a sample-and-hold (S/H), a low-resolution \( n \)-bits flash sub-ADC, a subtractor and a residue amplifier. This stage converts the input voltage into the corresponding \( n \)-bits code and provides the amplified residual voltage to the next stage. The complete \( m \)-bits system consists in piling up \( m \) stages and in adding an Error Correction Logic block which delivers the final digital code.

The simplest architecture is designed with a resolution of 1 bit per stage. In such basic ADC, each sub-ADC is composed of one comparator, with the reference signal \( V_{REF} \) fixed at the middle of the analog input dynamic ADC range, and the gain of the residue amplifier is 2. The algorithm for the \( i^{th} \) stage is as follows: if \( (V_{IN})_i > V_{REF} \) then \( b_i = 1 \) and \( (V_{IN})_{i+1} = 2(V_{IN})_i - V_{REF} \); else \( b_i = 0 \) and \( (V_{IN})_{i+1} = 2(V_{IN})_i \), where \( (V_{IN})_i \) is the input voltage of the \( i^{th} \) stage and \( b_i \) the output bit of this stage.

The accuracy of this type of ADC is limited by three main [6]–[8] parameters:

- the interstage gain 2 accuracy limited by the gain-bandwidth product of the amplifier and the mismatch of its feedback components;
- the offset voltage of the comparators caused by the mismatch of components of its input stage;
- the thermal noise which varies between samples. The noise contribution of the sampling in each stage, represented by the \( kT/C \) expression, is generally predominant.
two comparators per stage, with separate threshold voltages to a basic 1-bit/stage one. The gain 2 accuracy with the 1.5-bit/stage architecture compare

Fig. 2. 1.5-bit/stage ADC: variation of INL as a function of offset voltage \( V_{off} \) on comparators.

but this noise contribution of a latter stage is effectively attenuated by the gain of the previous stage.

An architecture with a resolution of 1.5 bits per stage is a solution to attenuate the contributions of the gain error and offset voltage to the non-linearity of the ADC. The Integral Non-Linearity (INL) obtained with algorithmic simulations is displayed on Fig. 2 and Fig. 3. The Integral Non-Linearity refers to the deviation, in LSB, of each individual output code from the ideal transfer-function value. Fig. 2 shows that, for an input dynamic range of 2V, the INL of the ADC is not affected by the offset voltage \( V_{off} \) of the comparators up to \( \pm 250 \) mV. Moreover, as reported in Fig. 3, the precision is less sensitive to the gain 2 accuracy with the 1.5-bit/stage architecture compare to a basic 1-bit/stage one.

This 1.5-bit/stage pipeline ADC architecture [9] involves two comparators per stage, with separate threshold voltages \( V_{Th}^{Low} \) and \( V_{Th}^{High} \), and two reference voltages \( V_{Ref}^{Low} \) and \( V_{Ref}^{High} \). A 2-bits word \([b_2 b_1]_i\) is delivered by each stage \( i \). The corresponding algorithm is given by:

- if \( (V_{In})_i < V_{Th}^{Low} \) then \([b_2 b_1]_i = [00] \)
- and \((V_{In})_{i+1} = 2(V_{In})_i + 1 \)
- if \( V_{Th}^{Low} < (V_{In})_i < V_{Th}^{High} \) then \([b_2 b_1]_i = [01] \)
- and \((V_{In})_{i+1} = 2((V_{In})_i - V_{Ref}) \)
- if \( (V_{In})_i > V_{Th}^{High} \) then \([b_2 b_1]_i = [10] \)
- and \((V_{In})_{i+1} = 2((V_{In})_i - V_{Ref}) \)

III. SCHEMATIC OF ONE STAGE

The global schematic of one ADC stage with resolution of 2 bits is given on Fig. 4. In order to reject the common mode noise, a fully differential structure has been adopted. In the very-front-end electronics of the electromagnetic calorimeter of ILC, the differential mode is particularly relevant considering the presence in the chip of a digital electronics which could induced common mode noise into the analogue part. Since the captor delivers a common mode signal, a common-mode to differential-mode conversion is required before the digitalisation stage. This interface should be inserted as soon as possible during the analogue processing of the signal in order to take advantage of the improvement signal-to-noise induced by the differential mode.

As represented on Fig. 4, the value of the reference signal added to the \((V_{In})_i\) input signal is selected by comparators outputs through switches. Then the circuit operates on two clock phases: during the sampling phase, the input signal and the reference signal are summed through capacitors 2C, while during the hold phase, the summed signal is amplified by factor 2.

A. The gain-2 amplifier

The gain-2 amplifier is built with a differential amplifier and a capacitive feedbacked loop. A better matching is obtained with capacitors and they have been preferred to resistors [10]. This matching is particularly important because it affects the precision of the gain 2, and therefore, the linearity of the ADC. Thus, feedback capacitors must be large enough to minimize both the thermal noise \( kT/C \) and the components mismatch proportional to \( 1/\sqrt{C} \). In contrast, both the small die surface and the dynamical performance achieved with low supply current have to be carry out. Then capacitors values of 300fF and 600fF are used. To match these components with the precision required of 0.1%, the capacitors array has been drawn using a common-centroid layout composed of six poly-poly capacitor unit cells of 300fF each. Dummy switches have been introduced in order to counterbalanced the parasitic capacitors introduced by the reset switches.

B. The operational amplifier

As represented in Fig. 5, the operational amplifier is based on a fully differential architecture with rail-to-rail inputs and outputs [11]–[15]. It includes a resistive Common Mode FeedBack circuit (CMFB) to control the common mode output voltage.
The main characteristics of the open loop amplifier are reported in the table I.

This table shows that despite a large gain-bandwidth product of 50 MHz, the consumption is limited to 1.9 mW with a 5V power supply.

The design of the differential amplifier must guarantee a stable behaviour of the gain-2 feedback amplifier over process parameters fluctuations. Both differential output signal and common mode output signal must be stable with a total load capacitance evaluated to 1 pF. On that purpose, a pole-zero compensation network is connected at the differential output and its parameters adjusted. Then, stability simulations give a phase margin better than 66 degrees for both differential and common mode signals. Statistical simulations with process parameters fluctuations give standard deviation of 3 degrees and 5 degrees respectively for differential and common mode phase margins.

C. The comparator

As represented on Fig.6, the comparator consists on a latched comparator [16] followed by a dynamic memory. This architecture is fully differential with two differential inputs: one for the differential signal \((V_{In})\), from the previous stage and one for the differential reference signal. However, for simplicity, only one differential input is represented in Fig.6. The very high impedance of the load represented by the latch gives the very high sensitivity of this comparator. The high gain is reached when the switch of the latch is open, leading the latch output to switch into a logical state corresponding to the sign of the differential input voltage namely \((V_{In}) - V_{Ref}\). The intrinsic sensitivity of this comparator is so high that the sensitivity is finally dominated by the input comparator noise.

The characteristics of the designed comparator are summarized on the table II.
Fig. 6. Simplified schematic of the comparator, separate into parts: the latched comparator triggered by a clock signal and a dynamic memory with two complementary digital outputs.

**TABLE II**

**COMPARATOR CHARACTERISTICS.**

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Power supply</td>
<td>5.0 V</td>
</tr>
<tr>
<td>Clock frequency</td>
<td>4 MHz</td>
</tr>
<tr>
<td>Consumption</td>
<td>815 µW @ 4 MHz</td>
</tr>
<tr>
<td>Sensitivity</td>
<td>&lt; 300 nV @ 68% C.L.</td>
</tr>
<tr>
<td>Input noise</td>
<td>&lt; 280 µV @ 95% C.L.</td>
</tr>
<tr>
<td>Offset</td>
<td>20 ± 9 mV @ 68% C.L.</td>
</tr>
</tbody>
</table>

**IV. MEASUREMENT RESULTS**

A 10-bits ADC prototype has been fabricated using the Austriamicrosystems 0.35 µm 2-poly 4-metal CMOS process. The total area of the ADC is 1.35 mm² and the chip is bounded into a JLCC 44 pins package. The circuit is measured with a 5.0 V supply and a differential input swing of 2.0 Vpp, at a frequency clock of 4 MHz.

Main performance is reported on table III. A dynamic input range of 2.0 V is measured with zero and gain errors respectively of 0.5% and 0.8% of the full scale. The standard deviation of the noise is lower than 0.5 LSB at 68% C.L.

The static linearity curves of the 1.5-bit/stage ADC are given in Fig. 7 and Fig. 8. The Differential Non-Linearity (DNL) is displayed in Fig. 7. This error is defined as the difference between an actual step width and the ideal value of one LSB. The DNL measured is

**TABLE III**

**SUMMARIZED PERFORMANCE OF THE PIPELINE ADC.**

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Architecture</td>
<td>1.5-bit/stage</td>
</tr>
<tr>
<td>Technology</td>
<td>0.35 µm 2-P 4-M CMOS</td>
</tr>
<tr>
<td>Area</td>
<td>1.5 mm x 0.9 mm</td>
</tr>
<tr>
<td>Supply Voltage</td>
<td>0.3 V</td>
</tr>
<tr>
<td>Resolution</td>
<td>10 bits</td>
</tr>
<tr>
<td>Full scale</td>
<td>2 V differential</td>
</tr>
<tr>
<td>Sample rate</td>
<td>4 MS/s</td>
</tr>
<tr>
<td>Consumption</td>
<td>35 mW</td>
</tr>
<tr>
<td>INL</td>
<td>+0.85/-0.70 LSB</td>
</tr>
<tr>
<td>DNL</td>
<td>+0.56/-0.46 LSB</td>
</tr>
<tr>
<td>Noise</td>
<td>0.47 LSB @ 68% C.L.</td>
</tr>
<tr>
<td>Gain Error</td>
<td>0.8% of full scale</td>
</tr>
<tr>
<td>Zero Error</td>
<td>0.5% of full scale</td>
</tr>
</tbody>
</table>

Fig. 7. Differential nonlinearity measurement

Fig. 8. Integral nonlinearity measurement
within a ± 0.6 LSB range.

The Integral Non-Linearity curve plotted in Fig. 8 never exceeds ±0.85/−0.70 LSB over the 2V dynamic range.

The code occurrence histogram at the code value of 512 is given in Fig. 9. All the codes delivered are included into 512 ± 1 LSB, with about 90% of them at the center value.

At a sampling rate of 4 Msamples/s the dissipation of the chip is 35 mW. With a time of 250 ns to convert one analogue signal and considering the number of events stored per channel to be less than 5, the power consumption integrated during the ILC duty cycle of 200 ms is evaluated to 0.22 µW/channel. Assuming that the ON-setting time and the pipeline latency of the conversion are neglected when the ADC is shared by tens of channels, the integrated power dissipation of the ADC is then limited to 1% of the total power available for the very front-end electronics of the ECAL.

V. CONCLUSION

A 10-bit 4-MSamples/s 35-mW CMOS ADC based on a pipeline 1.5-bit/stage architecture has been designed and tested. Its performance confirms that this architecture fulfills the ADC requirements of the ECAL at ILC. Nevertheless, such results can not be obtained without the efficient comparator and amplifier presented in this paper. These building blocks have been optimized to fulfill the offset, sensitivity, speed and stability requirements with low power consumption. Their schematics are as simple as possible in order to improve integration and reliability. Bearing in mind that the consumption is a key point, the next step will consist on a portage in 3V supply.

REFERENCES