A 35 mW 12 Bits 25 MS/s Pipelined Analog to Digital Converter - Archive ouverte HAL Access content directly
Conference Papers Year : 2007

A 35 mW 12 Bits 25 MS/s Pipelined Analog to Digital Converter

(1) , (1) , (1) , (1) , (1) , (1) , (1) , , (2)
1
2

Abstract

The design of full integrated electronics readout for the next ILC ECAL presents many challenges. Low power dissipation is required, and it will be necessary to integrate together the very front-end stages with the analog to digital converter. We present here a 12 bits 25 MHz analog to digital converter using the pipe line architecture. Its' first stage is a charge redistribution sample and hold, then follow ten 1.5 bit sub-ADC and finally a 2 bit flash. A CMOS 0.35µ process is used, and the dynamic range to cover is 1 V. The analog part of the converter can be quickly switched (less than 1µs) to a standby mode that reduces the DC power dissipation by a ratio of 1/1000. The size of the converter's layout including the digital correction stage is only 1.7mm*0.6mm, and the power dissipation expected is 35mW.
Not file

Dates and versions

in2p3-00187563 , version 1 (14-11-2007)

Identifiers

  • HAL Id : in2p3-00187563 , version 1

Cite

J. Bouvier, M. Dahoumane, Daniel Dzahini, L. Gallin-Martel, J.Y. Hostachy, et al.. A 35 mW 12 Bits 25 MS/s Pipelined Analog to Digital Converter. 2007 IEEE Nuclear Science Symposium and Medical Imaging Conference, Oct 2007, Honolulu, United States. pp.2489-2493. ⟨in2p3-00187563⟩
13 View
0 Download

Share

Gmail Facebook Twitter LinkedIn More