Skip to Main content Skip to Navigation
Conference papers

SEU tolerant latches design for the ATLAS pixel readout chip

Abstract : The FE-I4 chip for the B-layer upgrade is designed in a 130 nm CMOS process. For this design, configuration memories are based on the DICE latches where layout considerations are followed to improve the tolerance to SEU. Tests have shown that DICE latches where layout approaches are adopted are 30 times more tolerant to SEU than the standard DICE latches. For the future pixel readout design, a prototype chip containing 512 pixels is implemented in a 65 nm CMOS process. SEU tolerant latches are implemented for the pixel configuration and the SEU tolerance is under test and evaluation.
Complete list of metadata
Contributor : Danielle Cristofol Connect in order to contact the contributor
Submitted on : Tuesday, November 27, 2012 - 11:40:50 AM
Last modification on : Tuesday, October 19, 2021 - 10:50:26 PM


  • HAL Id : in2p3-00757585, version 1



M. Menouni, A. Rozanov, M.-B. Barbero, L. Gonella, T. Hemperek. SEU tolerant latches design for the ATLAS pixel readout chip. TWEPP 2012 Topical Workshop on Electronics for Particle Physics, Sep 2012, Oxford, United Kingdom. ⟨in2p3-00757585⟩



Record views