Skip to Main content Skip to Navigation
Conference papers

Results of 65nm pixel readout chip demonstrator array

Abstract : We have explored the use of the 65 nm CMOS technology node for pixel readout. A demonstrator 500-pixel matrix containing analog front ends only (no complex functionality), was designed and fabricated in Summer 2011, and irradiated with protons in Dec. 2011 and May 2012. We present the design and measurement results for this prototype.
Complete list of metadata
Contributor : Danielle Cristofol Connect in order to contact the contributor
Submitted on : Wednesday, March 13, 2013 - 3:00:53 PM
Last modification on : Tuesday, October 19, 2021 - 11:00:04 PM


  • HAL Id : in2p3-00800268, version 1



A. Mekkaoui, M. Menouni, D. Gnani, M. Garcia-Sciveres. Results of 65nm pixel readout chip demonstrator array. TWEPP 2012 Topical Workshop on Electronics for Particle Physics, Sep 2012, Oxford, United States. ⟨in2p3-00800268⟩



Record views